

BEST AVAILABLE COPY




PCT/IB 04 / 01 977,  
( 10.06.04 )



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ



I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.


Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

**PRIORITY DOCUMENT**  
SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH  
RULE 17.1(a) OR (b)

Signed


Dated

15 March 2004



The  
**Patent  
Office**  
□□□□

1/77



20 JUN 03 E816602-2 D02879  
POL/7700 0.00-0314392.2

The Patent Office  
Cardiff Road  
Newport  
Gwent NP10 8QQ

**Request for grant of a patent**  
*See notes on the back of this form. You can  
also get an explanatory leaflet from the Patent  
Office to help you fill in this form)*

Your reference

PHGB030096GBP

Patent application number  
*(The Patent Office will fill in this part)*

0314392.2

Full name, address and postcode of the or of  
each applicant *(underline all surnames)*

KONINKLIJKE PHILIPS ELECTRONICS N.V.  
GROENEWOUDSEWEG 1  
5621 BA EINDHOVEN  
THE NETHERLANDS  
07419294001✓

Patents ADP Number *(if you know it)*

If the applicant is a corporate body, give the  
country/state of its incorporation

THE NETHERLANDS

Title of the invention

TRENCH MOS STRUCTURE

Name of your agent *(if you have one)*  
"Address for service" in the United Kingdom  
to which all correspondence should be sent  
*(including the postcode)*

Philips Intellectual Property and Standards  
Cross Oak Lane  
Redhill  
Surrey RH1 5HA✓  
08359655001✓

Patents ADP number *(if you know it)*

If you are declaring priority from one or more  
earlier patent applications, give the country  
and the date of filing of the or of each of these  
earlier applications and *(if you know it)* the or  
each application number

Country

Priority Application number  
*(if you know it)*

Date of filing  
*(day/month/year)*

If this application is divided or otherwise  
derived from an earlier UK application, give  
the number and the filing date of the earlier  
application

Number of earlier application

Date of filing  
*(day/month/year)*

Is a statement of inventorship and of right to  
grant of a patent required in support of this  
request? *(Answer "Yes" if:*

YES

- a) any applicant named in part 3 is not an inventor, or
  - b) there is an inventor who is not named as an  
applicant, or
  - c) any named applicant is a corporate body.
- See note (d))

Enter the number of sheets for any of the following items you are filing with this form.  
Do not count copies of the same document.

Continuation sheets of this form

Description	11
Claims(s)	3 <i>DL</i>
Abstract	1
Drawings	4 <i>only</i>

If you are also filing any of the following, state how many against each item:

Priority Documents

Translations of priority documents

Statement of inventorship and right

to grant of a patent (*Patents Form 7/77*)

Request for preliminary examination and

search (*Patents Form 9/77*)

Request for substantive examination

(*Patents Form 10/77*)

Any other documents

(*Please specify*)

I/We request the grant of a patent on the basis of this application.

Signature

*D. J. Sharrock*

Date

19 JUN 2003

D. J. SHARROCK

Name and daytime telephone number of person to contact in the United Kingdom

01293 815399

(Daniel Sharrock)

# Warning

When an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be warned if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

## Notes

If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.

Write your answers in capital letters using black ink or you may type them.

If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.

If you have answered "Yes" Patents Form 7/77 will need to be filed.

Once you have filled in the form you must remember to sign and date it.

For details of the fee and ways to pay please contact the Patent Office.

## DESCRIPTION

## TRENCH MOS STRUCTURE

5       The invention relates to trench MOS structures, particularly lateral trench MOS structures for bi-directional switching.

For many applications it is attractive to have a switch which is capable of switching both negative and positive bias. For example, in portable  
10       apparatus powered by a rechargeable battery or a single cell, a power switch is used to connect the battery to the apparatus. The power switch needs to be able to block current passing in either direction through it.

One solution is to use two low-voltage trench Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) in series. The drains or  
15       sources of the two MOSFETs are connected together in common drain or common source modes respectively. When both MOSFETs are switched on the pair conduct for charging. A disadvantage of this approach is that the use of two MOSFETs increases the resistance of the pair above the resistance of a single device.

20       A prior solution is the so-called ACCUFET shown schematically in Figure 1. An n+ substrate 2 has an n-type epilayer 4 forming the body deposited on top. Trench gates 6 extend vertically into the epilayer 4, the gates 6 being insulated from the epilayer 4 by a thin gate insulator 8. N+ source diffusions 10 are provided adjacent the gates, and front 12 and back 14  
25       contacts connect the structure.

In use, electrons flow from the source diffusions 10 to the substrate 2 under the control of voltage applied to the trench gates 6.

Unlike a conventional vertical trench MOS structure, the ACCUFET of Figure 1 does not have a p-type body. This is done to provide two way  
30       blocking and to reduce the total on-resistance by omitting the channel resistance. However, there are a number of disadvantages. Firstly, there are significant constraints on the integral of the doping concentration laterally

between the trench gates 6. The doping concentration profile must be such that when the gate voltage is negative the depletion layers of each of the trenches reach the centre to pinch off the electron current between source and drain. This is discussed in more detail in T Syau et al, IEEE Transactions on  
5 Electron Devices, vol 41, number 5, May 1994, which suggests doping concentrations of for example  $1 \times 10^{14} \text{ cm}^{-3}$  and a mesa width of  $1 \mu\text{m}$  giving an integral of  $1 \times 10^{10} \text{ cm}^{-2}$  for low leakage currents and practical values of the threshold voltage. Secondly, the threshold voltage is low. Thirdly, the substrate forms an important part of the on-resistance.

10 There is thus a need for an improved semiconductor structure for bi-directional switching.

According to a first aspect of the invention, there is provided a semiconductor device having opposed first and second major surfaces,  
15 comprising: a body region at the first major surface; at least one cell having longitudinally spaced source and drain implantations extending into the body region from the first major surface, the source and drain implantations being spaced away from the substrate by part of the body region and defining a channel part of the body region between the source and drain implantations;  
20 and at least one insulated gate trench extending longitudinally from the source implantation to the drain implantation through the body region, the insulated gate trench including a gate conductor insulated from the source and drain implantations and the body region by a gate dielectric along the side and end walls and the base of the trench, the source and drain implantations extending  
25 along part of the side walls of the trench, wherein the source and drain implantations include conductive shallow contact regions at the first major surface extending vertically into the body to a depth of no more than 35% the depth of the trench.

This structure has a number of advantages over the structure described  
30 above with reference to Figure 1. Since both source and drain are on the first major surface, the substrate resistance is not an important part of the total resistance.

The structure is relatively easy to manufacture since the source and drain implantations are readily formed by implantation in a substrate, a conventional semiconductor process that can be carried out without difficulty.

5 A further reason that the structure is relatively straightforward to manufacture is that it is formed in a single semiconductor body, that is to say integrated on a single substrate. The semiconductor body may be, for example, an epilayer on a semiconductor substrate in a silicon on insulator. There is no need for a complex hybrid structure using the approach according to the invention.

10 It will be appreciated that various prior art semiconductor devices are available, with different properties. The invention aims to improve the current handling capability as compared with low doped lateral diffused MOS (LDMOS) technology, or in other words to achieve a trade-off between breakdown voltage and specific on-resistance that is better than would be  
15 achieved in a bidirectional device using such prior technology.

The thickness of the part of the body region between the source and drain implantation and the substrate should be of sufficient thickness so that the diode formed between the source region or drain region of one conductivity type and the substrate of the opposite conductivity type does not break down  
20 with design voltages applied to the source and drain.

The required sizes and thicknesses will depend on the breakdown voltage required. For a 20V-30V device, the channel length may preferably be in the range 0.5 to 2  $\mu\text{m}$ , and the distance of the  $n^+$  source and drain from the p body about 0.5 to 1.5  $\mu\text{m}$ .

25 The source and drain regions include a conductive shallow contact region. To make the region conductive, a high doping will generally be required and providing this only to a shallow depth may ease manufacture. The "shallow" depth may be preferably no more than 35%, further preferably no more than 20% and most preferably no more than 10% of the depth of the  
30 trench. Alternatively expressed, the shallow doping may be no more than 0.5  $\mu\text{m}$ , preferably no more than 0.3  $\mu\text{m}$ . Typical values lie in the range 0.15  $\mu\text{m}$  to 0.25  $\mu\text{m}$ .

Preferably, the body is of opposite conductivity type to the contacts. The use of a body of opposite conductivity type to the source and drain contacts avoids the need for precise doping values in the body layer as would be the case for the ACCUFET of Figure 1. The structure is normally off.

5 In alternative, less preferred, embodiments the body region is of the same conductivity type. This has the disadvantage that the same low doping concentration and width to result in a low total doping density would be required as in the vertical ACCUFET of figure 1 - see T Syau et al (referenced above).

10 Each source and drain implantation may be a double doped implantation having a contact region at the first major surface and a lower doped region extending vertically into the body below the contact region, the lower doped region having the same second conductivity type as the contact region but a lower doping.

15 This double doping is particularly useful for higher voltage applications and/or obtaining higher currents and correspondingly reduced specific on-resistance.

The deeper the source or drain, and the deeper the trench, the more current may be obtained. The double doped structure allows higher current  
20 values without the need to implant the high doping densities preferred for contact regions deep into the substrate, which would cause manufacturing difficulty. Preferably, the lower doped region extends to at least 80% the depth of the trench.

Alternatively, in lower voltage applications the source and drain regions  
25 may include only the shallow contact regions.

In a preferred arrangement, the trench depth is 0.5 to 2  $\mu\text{m}$ .

In preferred embodiments there are a plurality of such source implantations, a respective plurality of drain implantations longitudinally spaced from respective source implantations, and a respective plurality of insulated  
30 gate trenches extending between the respective source and drain implantations.

This increases the current handling capability of the device and reduces the on-resistance. The design of the device is such that it is easy to connect a plurality of devices in parallel without complexity and without taking up too much silicon area.

5 In a preferred arrangement, the source implantation includes a higher doped source region and a lower doped source drift region between the higher doped source region and the body; the drain implantation includes a higher doped drain region and a lower doped drain drift region between the higher doped drain region and the body; the insulated gate trench includes potential  
10 plate regions extending longitudinally on either side of a central region, the potential plate regions being adjacent to the source and drain drift regions respectively, and the central region being adjacent to the body; and the thickness of the gate dielectric sidewalls is greater in the potential plate regions of the insulated gate than the central region.

15 The inventors have thus realised how to apply the reduced surface electric field (RESURF) principle to a bidirectional device. The potential plate regions act to ensure the RESURF effect and the device in this arrangement is therefore known as a RESURF device. When the device is switched off, the drift regions adjacent to the potential plates are depleted and thus drop voltage  
20 relatively evenly along the drift region. The overall breakdown voltage between source and drain may thereby be improved as compared with a device in which the potential plates is omitted.

The device may be provided on a conductive substrate of first conductivity type. This substrate may be grounded to ground the body.

25 The body may be epitaxially grown or implanted on the top of the substrate.

A contact may be provided to contact the body. In embodiments in which the body is grown on a conductive substrate, this may be a rear contact.

30 In alternative embodiments an insulating substrate may be used, such as an insulating semiconductor substrate, sapphire, or other insulating substrate as will be known. In this case, a conductive buried layer is preferably provided under the body and over the substrate to contact the body.



For a better understanding of the invention, a prior art structure and embodiments of the invention will now be described with reference to the accompanying drawings, in which:

5        Figure 1 shows a prior art ACCUFET structure;

Figure 2 shows a side cross-sectional view of a structure according to a first embodiment of the invention;

Figure 3 shows a top view of the structure of Figure 2;

10       Figure 4 shows an array of a plurality of the structures shown in Figures 2 and 3;

Figure 5 shows a side cross-sectional view of a structure according to a second embodiment of the invention;

Figure 6 shows measured on-resistance values for the device of Figure 5;

15       Figure 7 shows a side cross-sectional view of a structure according to a third embodiment of the invention; and

Figure 8 shows a top view of the structure of Figure 7.

The drawings are schematic and not to scale. The same reference numerals are used in different figures for the same or like features.

20

Figures 2 and 3 illustrate a first embodiment of a semiconductor device according to the invention. A p+ substrate 2 has a p-type body 4 on it defining a first major surface 16. A single cell 18 has like source and drain implantations 22, 24 provided in the p-type body 4 at the first major surface 18 spaced apart from one another leaving a channel region 40 between them. Each of the source and drain implantations is a double doped structure, i.e. a double diffused structure, having a relatively shallow n+ contact region 26, 28 of depth 0.2µm (in this example) at the first major surface 18 and an n- low doped region 30, 32 extending into the substrate away from the first major surface 18 from the n+ contact region. Note that the structure is a  
30       bidirectionally symmetric structure and so the terms source and drain are used

simply to agree with conventional nomenclature and do not imply any difference between them.

An insulated trench 42 extends from the source 22 to the drain 24 implantation through the channel 40. The trench has sidewalls 44, end walls 46 and a base 48, all of gate dielectric, and is filled with a conductive polysilicon gate 50. The trench is arranged to extend from within the n+ source contact region 26 to the n+ drain contact region 28 such that the n+ contact regions 26, 28 and lower doped regions 30, 32 extend along both the sidewalls 44 of the trench.

10 In alternative arrangements the polysilicon may be replaced by metal or an intermetallic compound.

The thickness of the epilayer h is preferably fairly thick, i.e. thicker than the channel region, to avoid premature breakdown of contacts 1 and 2 at the n+-n- -p--p+ diode of contact regions 26, 28, lower doped region 30, 32, layer 4 and substrate 2.

A conductive gate electrode 54 is provided extending laterally across the transistor, in contact with the gate 50 and insulated from the body 4 in the channel 40 by insulator 52 as shown in Figure 2. The insulator may for example be of oxide. Source contact electrode 56 and drain contact electrode 58 connect to source and drain 22, 24 respectively. Back contact 14 is provided to connect to the body layer 4 through conductive substrate 2. In use, this contact may be grounded. The potential of the contact determines the threshold voltage. If the contact were connected to a positive voltage it would add to the total threshold voltage.

25 Figures 2 and 3 show a single cell 18 though in practice a plurality of cells 18 will be provided laterally spaced across a substrate to improve current handling and reduce the on resistance. This is shown in Figure 4 which shows a configuration in which the cells 18 are arranged side by side with the laterally extending gate electrode 54 connecting to all the gates in parallel and laterally extending source 56 and drain 58 electrodes likewise extending laterally to connect the sources and drains respectively in parallel.

The design of the individual cell makes it easy to connect cells 18 in parallel in this way. The source gate and drain electrodes can simply extend laterally to connect to the laterally arranged cells in parallel.

The skilled person will be aware of many ways of manufacturing the semiconductor devices according to the invention, and no specific limitation is intended. For example, the p-body layer 4 may be epitaxially grown on substrate 2, or may be formed by implantation into the first major surface 18 of substrate 2. Indeed, the fact that the device only makes use of relatively standard processing is of particular benefit. The use of shallow  $n^+$  implants avoids any difficulty that might be incurred in implanting deep  $n^+$  implants that might otherwise be required to even out the electron flow and to avoid too much current passing at the top of the device and not enough in the trench.

In this embodiment of the invention, current flow through the complete depth of the body is enhanced using the lower doped source and drain regions. The lower doping means that it is easier to implant these to significant depths and obtain higher breakdown voltages.

In use, the source, gate and drain contacts are connected as required and the back contact 14 is preferably grounded. The structure is normally off, because of the p-type channel 40, and so does not conduct unless a voltage is applied to the gate electrode 54. A positive gate voltage allows electrons to flow as indicated by arrows 58 from source 22 to drain 24, assuming the source is more negative than the drain. The device is bidirectional, so it is equally possible to control electrons flowing in the opposite direction.

The advantage of this structure compared to an ACCUFET is that in view of the p-type body the doping of the source and drain regions is not defined. Further, the current does not flow through substrate 2 so the substrate resistance is not a factor.

In an alternative embodiment, suitable for lower voltage applications, the lower doped regions 30, 32 are omitted as shown in Figure 5. In this case, the p-body 4 and substrate 2 are short circuited and connected to ground.

Figure 6 illustrates some measured on-resistance values for the device illustrated in Figure 5. A minimum on-resistance of  $10\text{m}\Omega\cdot\text{mm}^2$  is achieved for a 10V gate voltage. Note that there is some dependence on trench length.

Figures 7 and 8 show a third embodiment of the invention in side section and top views respectively.

In this arrangement, a  $p^-$  layer 4 is provided on a  $p^+$  substrate 2. A plurality of laterally spaced cells 18 each extend longitudinally across the first major surface 16 of the semiconductor device formed by the top of the  $p^-$  layer.

Each cell includes a central p-type body 40. At one end of the body 40 is a source implantation made up of an  $n^+$  doped source contact region 26 and an n doped source drift region 30 between the source contact region 26 and the body 40. On the other end of the body 40 is a drain implantation made up of an  $n^+$  doped drain contact region 28 and an n-type drain drift region 32 between the drain contact region 28 and the body 40. Thus, when the cell is on current flows from the source contact region 26 to the drain contact region 26 through the source drift region 30, the body 40 and the drain drift region 32. The device is bidirectional, so current can also flow in the opposite direction.

Gate trenches 42 alternate laterally with the cells 18. The gate trenches include a central region 62 and a potential plate region 60 extending longitudinally from each end of the central region 60. The thickness of the gate dielectric 44 of sidewalls 64 of the potential plate regions 60 is greater than the thickness of sidewalls 66 of the central region.

The central region 62 is adjacent to the body 40 and the potential plate regions 60 are adjacent to the source and drain drift regions 26,28, though the boundaries between the potential plate and central region need not align exactly with the boundaries between the source and drift regions.

Gate connector 54 extends laterally connecting to the gates 32, insulated from the body region 40 where the gate connector 54 passes over the body region 40 by insulator 52. Source and drain connectors 56, 58 likewise extend laterally to connect to the source contacts 26 and drain contacts 28 respectively. For clarity, these are shown only in Figure 7 and are omitted from Figure 8.

In this arrangement, the trenches are as deep as the body 40. Preferably, however, the trenches are less deep than the body 40 to avoid parasitic current flow under the trench at low threshold voltage.

5 In use, the drift regions 26,28 are depleted when the device is switched off and the length,  $l$ , of the drift region determines the breakdown voltage. The thickness,  $h$ , of the p-type layer 4 is chosen to be great enough to avoid breakdown in the vertical p-n diodes constituted by the source and drain implantations and the  $p^+$  substrate 2. Thus, breakdown voltage can be increased.

10 When a positive voltage is applied to the gate, the device is switched on and electrons pass through the cells either from source to drain or drain to source.

By using RESURF the doping in source and drain drift regions 30,32 may be higher than it would be without using RESURF for the same source-drain breakdown voltage. This higher doping results in a lower on-resistance.

15 As in other embodiments, a key benefit of this arrangement is that the device is bidirectional.

In an alternative RESURF arrangement the doping in the drift regions 26, 28 is graded, for example by providing a linear graded doping profile with doping increasing outwardly from body 40.

20 In a further alternative, the potential plates 60 are not connected to the gate 32, but a separate connection to the potential plate is provided. In this arrangement, a further dielectric layer is provided between the potential plates and the gate 32.

25 From reading the present disclosure, other variations and modifications will be apparent to persons skilled in the art. Such variations and modifications may involve equivalent and other features which are already known in the design, manufacture and use of semiconductor devices and which may be used in addition to or instead of features described herein. Although claims  
30 have been formulated in this application to particular combinations of features, it should be understood that the scope of disclosure also includes any novel feature or any novel combination of features disclosed herein either explicitly

or implicitly or any generalisation thereof, whether or not it mitigates any or all of the same technical problems as does the present invention. The applicants hereby give notice that new claims may be formulated to any such features and/or combinations of such features during the prosecution of the present application or of any further applications derived therefrom.

For example, the invention may be implemented in p-MOS instead of n-MOS by inverting the conductivity types used. The doping in the drift region may be of the same conductivity type as the body instead of the opposite type. The invention could be used in silicon on insulator (SOI) devices instead of on a conductive semiconductor substrate; the substrate 2 may be replaced by a buried layer.

Further, the arrangement of cells on the first major surface may be varied as required.

## CLAIMS

1. A semiconductor device having opposed first and second major surfaces, comprising:

5 a body region (4) at the first major surface;

at least one cell (18) having longitudinally spaced source and drain implantations (22, 24) extending into the body region (4) from the first major surface, the source and drain implantations (22,24) being spaced away from the substrate (2) by part of the body region (4) and defining a channel part (40)  
10 of the body region (4) between the source and drain implantations; and

at least one insulated gate trench (42) extending longitudinally from the source implantation (22) to the drain implantation (24) through the body region (40); the insulated gate trench (42) including a gate conductor (50) insulated from the source and drain implantations (22,24) and the body region (40) by a  
15 gate dielectric (44,46,48,64,66) along the side and end walls and the base of the trench, the source and drain implantations extending along part of the side walls of the trench,

wherein the source and drain implantations (22, 24) include conductive shallow contact regions (26, 28) at the first major surface extending vertically  
20 into the body to a depth of no more than 35% the depth of the trench.

2. A semiconductor device according to claim 1 wherein the body region is of first conductivity type and the shallow contact regions are of a second conductivity type opposite to the first conductivity type.

25

3. A semiconductor device according to claim 1 or 2 wherein each of the source and drain implantations (22,24) further comprises a lower doped region (30,32) of lower doping than the shallow contact region.

30 4. A semiconductor device according to claim 3, wherein:

the source implantation (22) includes a higher doped shallow source contact region (26) and a lower doped source drift region (30) between the higher doped source contact region (26) and the body (40);

the drain implantation (24) includes a higher doped shallow drain contact region (28) and a lower doped drain drift region (32) between the higher doped drain contact region (28) and the body (40);

the insulated gate trench (42) includes potential plate regions (60) extending longitudinally on either side of a central region (62), the potential plate regions (60) being adjacent to the source and drain drift regions respectively, and the central region (62) being adjacent to the body; and

the thickness of the gate dielectric sidewalls (64,66) of the insulated gate trench (42) is greater in the potential plate regions (60) of the insulated gate than the central region (62):

5. A semiconductor device according to any preceding claim comprising a plurality of cells (18) laterally spaced across the first major surface.

6. A semiconductor device according to claim 5 wherein gate trenches (42) alternate with cells (18) laterally across the surface.

7. A semiconductor device according to claim 5 wherein each cell (18) has a gate trench (42) laterally within the confines of the cell.

8. A semiconductor device according to claim 3 wherein the lower doped region (30,32) of lower doping than the shallow contact region extends vertically below the shallow contact region (26,28) to a depth at least 80% of the depth of the trench.

9. A semiconductor device according to claim 1 or 2, wherein the source and drain implantations (22, 24) consist exclusively of the shallow contact region (26, 28).



10. A semiconductor device according to any preceding claim on a conductive substrate (2) of first conductivity type.

5 11. A semiconductor device according to any of claims 1 to 9 further comprising an insulating substrate and a conductive buried layer of first conductivity type under the body region over the insulating substrate.

10 12. A semiconductor device substantially as described herein with reference to Figures 2 to 8 of the accompanying drawings.

## ABSTRACT

**TRENCH MOS STRUCTURE**

5        A semiconductor device has a trench (42) adjacent to a cell (18). The cell includes source and drain contact regions (26,28), and a central body (40) of opposite conductivity type. The device is bidirectional and controls current in either direction with a relatively low on-resistance. Preferred embodiments include potential plates (60) that act together with source and drain drift  
10    regions (30,32) to create a RESURF effect.

[Figure 2]



PHGB030096GBP.




Fig. 3




Fig. 4

3/4




Fig. 5




Fig. 6





Fig. 7



F: g. 8

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☒ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**